

CLAIMS

We claim:

1 1. A method of forming a semiconductor device, comprising:
2 providing a substrate having a gate stack on the surface of the substrate;
3 forming an etch resistant liner over the gate stack;
4 forming a spacer over the liner along sidewalls of the gate stack;
5 removing the liner from regions of the substrate and gate stack not covered by the spacer,
6 and leaving the liner in regions of the substrate and gate stack covered by the spacer; and
7 forming a conductive material in the regions of the substrate and gate stack not covered
8 by the liner.

1 2. The method of claim 1, further comprising before forming the liner over the gate stack:
2 providing a second gate stack on the surface of the substrate.

1 3. The method of claim 2, further comprising:
2 forming the liner over the second gate stack; and
3 forming the spacer over the liner along sidewalls of the second gate stack.

1 4. The method of claim 3, further comprising before removing the liner from regions of the
2 substrate and gate stack not covered by the spacer, and leaving the liner in regions of the
3 substrate and gate stack covered by the spacer:

END920030086US1

4 depositing a photoresist layer over the liner and the spacer of the second gate stack to
5 prevent removal of the liner from the second gate stack.

1 5. The method of claim 3, further comprising after removing the liner from regions of the
2 substrate and gate stack not covered by the spacer, and leaving the liner in regions of the
3 substrate and gate stack covered by the spacer:

4 forming an insulative layer on the surface of the substrate that covers the second gate
5 stack before forming the conductive material.

1 6. The method of claim 2, further comprising before forming the liner over the gate stacks:
2 forming a first spacer along the sidewalls of the first and second gate stacks.

1 7. The method of claim 2, wherein the gate stack comprises a transistor gate stack and the second
2 gate stack comprises a resistor gate stack.

1 8. The method of claim 1, wherein the liner comprises a material selected from the group
2 consisting of: Al_2O_3 , HfO_2 , and Ta_2O_3 .

1 9. The method of claim 1, wherein the liner comprises SiC.

1 10. The method of claim 1, further comprising before forming the conductive material in the

1 regions of the substrate and gate stack where the liner was removed:

2 performing a preclean process on the surface of the substrate.

1 11. The method of claim 1, wherein the liner comprises a material having a dielectric constant in
2 the range of about 7-150.

1 12. The method of claim 1, further comprising during forming the conductive material:

2 forming source and drain regions within the substrate, wherein a location of the source

3 and drain regions is determined by an end of the liner created by removing the liner from regions

4 not covered by the spacer.

1 13. A method of forming a semiconductor device, comprising:
2 providing a substrate having a first gate stack and a second gate stack on the surface of
3 the substrate;
4 forming a liner over the first and second gate stacks;
5 forming a spacer over the liner and along the sidewalls of the first and second gate stacks;
6 removing the liner from regions of the substrate and gate stacks not covered by the
7 spacer;
8 forming a protective layer over the second gate stack; and
9 forming a conductive material in the regions not covered by the liner.

1 14. The method of claim 13, further comprising before forming the liner over the first and second
2 gate stacks:
3 forming a first spacer along sidewalls of the first and second gate stacks.

1 15. The method of claim 13, further comprising before removing the liner from regions of the
2 substrate and gate stack not covered by the spacer:
3 depositing a photoresist layer over the liner and the spacer of the second gate stack to
4 prevent removal of the liner from the second gate stack.

1 16. The method of claim 13, further comprising before forming the conductive material:
2 forming an insulative layer over the second gate stack; and

3 performing a preclean process on the substrate.

1 17. The method of claim 13, wherein the liner comprises an etch resistant material.

1 18. The method of claim 13, wherein the liner comprises a material selected from the group
2 consisting of: Al_2O_3 , HfO_2 , and Ta_2O_3 .

1 19. The method of claim 13, wherein the liner comprises SiC.

1 20. The method of claim 13, wherein the liner comprises a material having a dielectric constant
2 in the range of about 7-150.

1 21. The method of claim 13, further comprising during forming the conductive material:
2 forming source and drain regions within the substrate, wherein a location of the source
3 and drain regions is determined by an end of the liner created by removing the liner from regions
4 not covered by the spacer.

1 22. A semiconductor device, comprising:
2 a gate stack formed on a substrate;
3 an etch resistant liner covering sidewalls of the gate stack and a portion of the substrate
4 adjacent the gate stack;
5 a spacer on the liner along the sidewalls of the gate stack; and
6 a conductive material within a top region of the gate stack and within source and drain
7 regions of the substrate, wherein the source and drain regions are located where the liner ends on
8 the substrate.

1 23. The semiconductor device of claim 22, wherein the liner comprises a material having a
2 dielectric constant in the range of about 7-150.

1 24. The semiconductor device of claim 22, wherein the liner comprises a material selected from
2 the group consisting of: Al_2O_3 , HfO_2 , and Ta_2O_3 .

1 25. The semiconductor device of claim 22, wherein the liner comprises SiC.

1 26. A semiconductor device, comprising:

2 a transistor gate stack and a resistor gate stack formed on a substrate;

3 a first spacer along sidewalls of the transistor and resistor gate stacks;

4 a liner over the first spacer of the transistor and resistor gate stacks, and along a portion of
5 the substrate at a base of the transistor and resistor gate stacks, wherein the liner extends along
6 the substrate to a designated location of transistor source and drain regions;

7 a spacer on the liner along the sidewalls of at least the transistor gate stack; and

8 a conductive material within a top surface of the transistor gate stack and within the
9 transistor source and drain regions.

1 27. The semiconductor device of claim 26, further comprising:

2 a protective layer covering the resistor gate stack and the portion of the substrate at the
3 base of the resistor gate stack.

1 28. The semiconductor device of claim 26, wherein the liner covers the entire resistor gate stack
2 and the portion of the substrate at the base of the resistor gate stack.

1 29. The semiconductor device of claim 26, wherein the liner comprises a material having a
2 dielectric constant in the range of about 7-150.

1 30. The semiconductor device of claim 26, wherein the liner comprises a material selected from

2 the group consisting of: Al_2O_3 , HfO_2 , and Ta_2O_3 .

1 31. The method of claim 26, wherein the liner comprises SiC.